Avnet Electronics Marketing
  • CartCART
  • Search
Avnet EM > Design > Design Resource Center > Analog Devices Linux JESD204B Eyescan Software

Analog Devices Linux JESD204B Eyescan Software

Print Friendly
Analog DevicesXilinx logo
Free download of Analog Device’s Linux JESD204B Eyescan software for rapid prototyping and reduced risks in designs using Xilinx FPGA platforms and Analog Devices high-speed JESD204B A/D converters. HDL code and software accesses Xilinx hardware to perform statistical eye scan on per-lane basis with real JESD204B data.
 
  • Instantly test JESD204B design robustness and get to production faster.
  • Real-time monitoring of JESD204B link; determine if link settings needs to be tuned on the fly.
  • Pre-emptive maintenance of physical plant.
  • Show JESD204B data for all lanes; compare lanes to improve overall performance.
  • Current reference design is supported on the Xilinx Zynq®-7000 All Programmable SoC ZC706 Evaluation Kit and the Analog Devices’ AD-FMCJESDADC1-EBZ FMC module. Requires a 1080p LCD monitor and USB mouse.
  • Free download. Only registration required.
  •  
    For more information or to download your FREE JESD204B eyescan software:


    ​​​​
    Analog Devices Linux JESD204B Eyescan Software by Avnet

    • New FMC Modules supporting JESD204B
       
      • Analog Devices AD-FMCJESDADC1-EBZ ($565)
      • 4DSP AES-FMC-4DSP176-G ($2,995)
      • 4DSP also has a non-JESD204B DAC only FMC module that can be used as an analog signal generator
      • ADI also provides an FMC interposer board
        • Analog Devices CVT-ADC-FMC-INTPZB ($99)
        • Connects AD9250-EVB250 ($350) to Xilinx/Avnet FMC-enable baseboards
        • ​The JESD204 data converter serial interface standard was created through the JEDEC committee to standardize and reduce the number of data inputs/outputs between high-speed data converters and other devices, such as FPGAs (field-programmable gate arrays). Fewer interconnects simplifies layout and allows smaller form factor realization without impacting overall system performance. These attributes are important to address the system size and cost constraints of a range of high speed ADC applications, including wireless infrastructure (GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA) transceiver architectures, software-defined radios, portable instrumentation, medical ultrasound equipment, and Mil/Aero applications such as radar and secure communications. Analog Devices is an original participating member of the JEDEC JESD204 standards committee and we have concurrently developed compliant data converter technology and tools, and a comprehensive product roadmap to fully enable our customers to take advantage of this significant interfacing breakthrough.
           
           
          • Internal Scan History in Xilinx
            • Multi-generations of 1-D BER plot
          • Two Samplers in RX Path
            • Data Sampler at the eye center
            • Moveable Offset Sampler
            • Compare two samplers
            • 2-D BER Eye built from error location
          • Eye Scan inside receiver on live data
            • Non-destructive
            • Post equalization
            • BER Measurement
            • 2-D Plot
            • Available in all 7 Series (GTH, GTX, and GTP transceivers)
        • Block Diagram Analog Devices Linux JESD204B Eyescan Software by Avnet

          Click block diagram above to enlarge
          • DataBinding: 'Microsoft.SharePoint.SPListItem' does not contain a property with the name 'Chipset'.

        Related Part Number(s)

        Price and Availability

        AD-FMCADC2-EBZ Check Price & Avail

        12-BIT 2.5 GSPS SINGLE-CH ADC FMC MODULE


         
        -->